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Abstract
This work reports on the deep levels observed in Pt/Al2O3/p-type Si metal-oxide-semiconductor
capacitors containing a silicon–oxygen superlattice (SL) by deep-level transient spectroscopy. It
is shown that the presence of the SL gives rise to a broad band of hole traps occurring around the
silicon mid gap, which is absent in reference samples with a silicon epitaxial layer. In addition,
the density of states of the deep layers roughly scales with the number of SL periods for the as-
deposited samples. Annealing in a forming gas atmosphere reduces the maximum concentration
signiﬁcantly, while the peak energy position shifts from close-to mid-gap towards the valence
band edge. Based on the ﬂat-band voltage shift of the Capacitance–Voltage characteristics it is
inferred that positive charge is introduced by the oxygen atomic layers in the SL, indicating the
donor nature of the underlying hole traps. In some cases, a minor peak associated with Pb
dangling bond centers at the Si/SiO2 interface has been observed as well.
Keywords: deep-level transient spectroscopy, silicon–oxygen superlattices, oxygen–silicon
bonds, dangling bonds, MOS capacitor
(Some ﬁgures may appear in colour only in the online journal)
1. Introduction
It is well-known that even a minor oxygen contamination,
either present on the silicon surface or in the reactor atmos-
phere is a source of extended defects in a growing epitaxial
layer [1–3]. In spite of this, it has been shown that for a
controlled deposition of less than a monolayer of oxygen,
epitaxial silicon can be subsequently grown, opening the door
for the formation of oxygen/silicon superlattices (SLs). Proof
of concept has ﬁrst been demonstrated by Molecular Beam
Epitaxial growth [4–6]. More recently, the feasibility of the
more industry-compatible chemical vapor deposition (CVD)
of Si-O SLs has been demonstrated [7–10]. The interest in
such SLs is for their potential application in so-called high-
mobility transistors [7–9]. The insertion of an oxygen (sub)
atomic layer (AL) in the silicon lattice causes anisotropy in
the band structure, yielding a reduction of the effective mass
in the transport direction and an increase in the transverse
direction. This leads in turn to a higher low-ﬁeld mobility and
on-current, while the second effect gives rise to a lower gate
tunneling current, relaxing the requirements on the thickness
of the gate dielectric. The use of Si-based SL structures avoids
the problems associated with hetero-epitaxy of other semi-
conductor materials (Ge, InGaAs,K) and offers a silicon
surface for the deposition of the gate stack. Finally, there
could be potential applications of Si:O alloys for Photo-
voltaics, based on the higher optical band gap [11].
A key issue in the growth optimization of the Si–O SLs is
the control of extended defects and, hence, the preservation of
the lattice order beyond the oxygen layer. It has been shown
that stacking faults and other extended defects or disorder are
easily introduced [7, 9, 10, 12, 13]. Careful investigations
have shown that there exists a narrow window of around 0.7
to 0.9 oxygen ALs, for which the epitaxial deposition of
silicon can be achieved, using CVD in combination with
chemisorption of O3 at 50 °C [13]. The question remains,
however, whether the presence of a (sub)AL of oxygen does
or does not introduce electrically active point defects. The
latter can compromise the expected mobility enhancement by
introducing charged scattering centers or traps.
In order to tackle this question in this paper, Deep-Level
Transient Spectroscopy (DLTS) [14, 15] will be applied on
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Metal-Oxide-Semiconductor (MOS) capacitors containing
Si–O SL with a different number of periods (0, 2 or 5). It will
be shown that the presence of the atomic oxygen layers in
p-type Si gives rise to a broad band of deep donors around
mid-gap. The corresponding density of states (DOS) increases
with the number of SL periods and is reduced signiﬁcantly
after a 500 °C forming gas anneal (FGA). As such, the results
show a strong similarity with the deep levels found frequently
at the Si/SiO2 interface [16–22].
2. Experimental details
2.1. Process: growth of Si–O SL and MOSCAP fabrication
Boron doped p-Si (100) wafers are used for the fabrication of
Si–O SL structures. Silicon layers are deposited in a CVD
reactor using silane (SiH4) as precursor at a temperature of
500 °C with a partial pressure of 20 mTorr using N2 as carrier
gas. The reactor pressure during the deposition is 40 Torr. The
O ALs are deposited in an AL Deposition (ALD) reactor
using Ozone (O3) as precursor at 50 °C with the partial
pressure of 0.01 Torr generated from O2 in a TMEIC OP-
250H O3 generator. The CVD and the ALD reactors are
connected through the transport chamber in a single platform
called the polygon cluster [12]. The transport chamber is
maintained in N2 ambient to minimize the transport con-
taminations. Low temperature depositions of Si and O AL are
performed to limit the diffusion of the oxygen atoms in Si.
First, the wafers undergo a standard clean [10] followed
by 2% HF/H2O clean for 30 s to remove the native oxide,
metal contaminations and protect the surface with
H-termination. Then the wafers are loaded into the load ports
of the polygon cluster. Second, before the depositions a pre-
epi clean [3] is performed in the CVD reactor at 850 °C for
2 min at 40 torr in H2 ambient. The residual O contaminations
on the surface and the surface hydrides are desorbed during
the high temperature pre epi-clean [3, 10, 12]. The wafers are
cooled down to 350 °C in H2, where the surface reconstructs
to form a 2×1 morphology with H termination [12, 13].
Later, the H-terminated 2×1 Si (100) wafers are in situ
transferred to the ALD reactor for the deposition of oxygen
AL. Wafers are transferred back to the CVD reactor for the
epitaxial deposition of Si on the oxygen AL. Thus the wafers
are moved between the CVD and ALD reactors, until the
desired number of Si and the O depositions of the SL are
achieved. The O contamination recorded during the transfer is
2.97×1013 O atoms cm−2, an order of magnitude lower than
the desired O-content (1 oxygen AL=6.78×1014
atoms cm−2). Therefore, the in situ depositions are suitable
for the growth of epitaxial Si–O SL with well controlled
O-content, Si thickness and crystalline quality.
Si–O SL based MOS capacitors are fabricated by
depositing 1 nm SiO2 and 4 nm of Al2O3 at 300 °C on the Si–
O SL structures. The Al2O3 is deposited by ALD using tri-
methyl aluminum (TMA) and H2O chemistry. The Pt top
metal contacts are evaporated through a shadow mask with a
diameter varying between 50 and 500 μm. The bottom elec-
trode consists of blanket Pt deposition (ﬁgure 1).
2.2. Measurements conditions
Fourier-transform DLTS (FT-DLTS) [23] has been per-
formed, with a ﬁxed measurement frequency of 1MHz of the
Boonton capacitance bridge. Spectra have been recorded
either isothermally, by sweeping the sampling period tw
(∼pulse period) or by scanning the temperature from 75 K to
room temperature (RT). Before cooling the sample in the ﬂow
cryostat, capacitance–voltage (C–V) and current–voltage
(I–V) characteristics are recorded at RT on MOS capacitors
with a diameter Φ=500 μm. Typical results are shown in
ﬁgure 2(a) for the as-deposited samples and in ﬁgure 2(b) for
the 2 period SL capacitors before and after FGA. First of all,
one can conclude from the accumulation found at negative
gate voltage that the epitaxial layers, while nominally
undoped, behave as p-type layers. In addition, from the
negative ﬂat-band voltage shift in ﬁgure 2(a), it is observed
that the silicon–oxygen SL introduces positive charges in the
silicon depletion region, compared with the silicon epi
references (0 SL). FGA removes or passivates a major frac-
tion of these positive charges, as can be discerned from
ﬁgure 2(b). As indicated in ﬁgure 2(a), a bias pulse from deep
depletion to accumulation is typically applied to ﬁll the traps
with holes during the DLTS measurements. The more nega-
tive the pulse voltage VP, the stronger the accumulation and
the higher the contribution of interface states at the Si/SiO2
interface to the DLT-spectra [24], while the contribution of
the SL states will be more prominent for a lower value of VP.
The bias pulse is applied for a time tp, which is normally
sufﬁciently long to saturate all the deep level centers in the
probed region, unless otherwise speciﬁed. The doping density
NA of the p-type substrates is 1×10
15 cm−3.
3. Results
From the RT isothermal spectra of ﬁgure 3(a) for the refer-
ence silicon epi samples once can discern the presence of a
Figure 1. Schematic structure of a MOS capacitor on a Si–O
superlattice sample.
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rather broad peak, with increasing amplitude for more nega-
tive VP. This indicates that when pulsing more into accumu-
lation, more traps are ﬁlled, which are mainly associated with
states at the Si/SiO2 interface. On the other hand, only a
small ‘bulk’ or depletion layer peak is observable for the 2 V–
>1 V pulse, indicating a low defect density in the silicon epi
layer, deposited at 500 °C. After a FGA at 500 °C for 5 min, a
pronounced reduction of the DLTS peak height is observed,
indicating a signiﬁcant reduction of the trap density, both in
the silicon epi layer and at its interface with the gate stack
(ﬁgure 3(b)). This indicates a passivation of the respective
deep levels by reaction with atomic hydrogen or annealing
under the applied thermal budget.
According to ﬁgure 4(a), as-deposited ﬁve period SL
capacitors exhibit rather similar behavior compared with the
reference samples, albeit with a roughly six times higher
amplitude, i.e., trap concentration. Again, a lower trap density
is found in the depletion region for a small bias pulse (+1 V–
> +0.5 V), while a much higher trap density is found near the
interface, comprising both the defects associated with the Si–
O SL and with the Si/SiO2 interface. It explains the slight
shift in peak position, i.e., in activation energy of the
underlying deep-level band of states. Assuming that the Si/
SiO2 quality is similar for the reference and the SL capacitors,
the increase in deep-level density can be ascribed to the
presence of the 5 ALs of oxygen. However, as will be shown
below, an increase of the dangling bond density at the Si/
SiO2 interface has been observed as well, possibly owing to a
lower quality of the ﬁnal silicon layer on top of the SL. Again,
FGA at 500 °C yields about a factor two reduction of the peak
height in ﬁgure 4(b). Similar results have been found for the 2
period SL capacitors at room temperature.
Temperature scan (T-scan) DLTS for the reference
samples conﬁrms largely the picture of the frequency-scan
data: the reference samples give rise to a low trap density in
the 75–300 K range (ﬁgure 5(a)), especially in the epi layer
Figure 2. C–V characteristic at 1 MHz and room temperature for (a) the as-deposited samples with 0 (silicon epi reference), two and ﬁve SL
periods and (b) for two-period SL capacitors as-deposited and after 5 min annealing in forming gas at 400 °C or 500 °C.
Figure 3. Frequency scan DLTS at room temperature and for different bias pulses, corresponding with (a) a silicon epi reference capacitor as-
deposited and (b) a silicon reference after 5 min FGA at 500 °C. A ﬁlling pulse duration tp of 1 ms was used.
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Figure 4. Frequency scan DLTS at room temperature and for different bias pulses, corresponding with (a) a 5 period SL capacitor as-
deposited and (b) a 5 period SL sample after 5 min FGA at 500 °C. A ﬁlling pulse duration tp of 1 ms was used.
Figure 5. Temperature scan DLTS at tw=51.2 ms and for different bias pulses, corresponding with (a) a reference silicon epi capacitor as-
deposited and (b) a reference silicon epi sample after 5 min FGA at 500 °C. A ﬁlling pulse duration tp of 1 ms was used.
Figure 6. Temperature scan DLTS at tw=51.2 ms and for different bias pulses, corresponding with (a) a 5 period SL capacitor as-deposited
and (b) a 5 period SL sample after 5 min FGA at 500 °C. A ﬁlling pulse duration tp of 1 ms was used.
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(2 V to V pulse). The signals become even smaller after a
500 °C FGA in ﬁgure 5(b). In the case of the 5 period SL, a
pronounced broad peak is found in ﬁgure 6(a) close to room
temperature and for a pulse towards accumulation. Its position
is unaffected by the pulse bias VP but the amplitude at the
low-temperature ﬂank of the peak increases, indicating the
contribution of shallower states, probably at the Si/SiO2
interface [24]. FGA yields a reduction of the DLTS peak
amplitude roughly by a factor two (ﬁgure 6(b)). In addition,
for the 2 V to 0 V or 2 V to −1 V spectra, a small peak around
125 K is noted in ﬁgure 6(b). At the same time, both before
and after FGA, a low-temperature shoulder is present in the
spectra, which occurs at the position of the silicon dangling
bond or Pb donor centers, usually observed at the p-Si/SiO2
interface [16–22]. It is rather unexpected that the Pb centers
still show up after a FGA treatment at 500 °C, as it is known
that such a treatment can reduce the Pb density below the
detection limit of standard interface-state characterization
methods.
An Arrhenius analysis of the T-scan peaks yields the
activation energy (ET) and hole capture cross section (σp) of
table 1. One can observe that the average ET reduces after
FGA in the 5 SL case, while at the same time, also the σp
reduces. This indicates that the deeper states can be more
easily passivated or annealed, suggesting either a position
closer to the interface or a different defect structure, e.g.,
associated with a different Si–O bonding conﬁguration. The
rather small values for the hole capture cross section indicate
a neutral or even repulsive state for the empty deep levels, i.e.,
they correspond with deep donors near the middle of the
silicon band gap.
4. Discussion
Summarizing the main observations, it has been shown that
the presence of a Si–O SL introduces an additional band of
hole-trap states in p-type silicon, with a peak position close to
RT in the spectra and an activation energy around mid-gap,
which reduces after FGA. In order to quantify the DOS of the
underlying deep levels, the sampling period (which is pro-
portional with the hole emission time constant τ0) or the
temperature T is converted into an activation energy based on
[22]:
E E kTln T p3.33 10 Si 1pT V,Si 21
2
0( ) ( ) ( )s t= + ´ ´ -
with k Boltzmann’s constant and EV,Si the top of the silicon
valence band. Note that in equation (1), the DOS in the silicon
valence band NV is used, based on the standard DOS effective
mass. It is known that the presence of the oxygen SL layers
changes the effective mass [8, 25], which yields a change in
NV, that, for the time being, is neglected. The correction is
expected to be rather limited, given that NV occurs in the
logarithmic term of equation (1).
It is well-known that the Arrhenius plot results of table 1
yield an order-of-magnitude estimate of σp. In order to assess
the hole capture cross section more directly, trap ﬁlling
measurements have been performed as a function of the bias
pulse duration tp. A typical result is shown in ﬁgure 7, where
one can also discern that the standard tp of 1 ms is indeed
saturating the DLTS peak amplitude for the as-deposited Si
epi and 5 period SL sample. From an exponential ﬁt to the
initial part of the curves in ﬁgure 7, a capture time constant of
4.1×10−8 s and 2.9×10−7 s has been derived for the
reference and the 5 SL capacitor, respectively. Assuming a
thermal velocity of 1×107 cm s−1 and a doping density of
1×1015 cm−3 would yield a σp of 2×10
−15 cm2 and
3.4×10−16 cm2, respectively. However, as we are pulsing a
MOS capacitor in accumulation, the relevant free hole density
is the one at the interface, which can be orders of magnitude
higher than the doping density. This means that the above
values can be considered as an upper limit of the true σp. It
appears that the Arrhenius plot value for the as-deposited
5 SL sample of table 1 is in fact close to the σp derived from
the direct measurement in ﬁgure 7. Therefore, the data of
table 1 have been substituted in equation (1) to convert the T-
into an activation energy axis. The same has been applied for
the frequency-scan spectra at room temperature.
Next, the equivalent surface DOS in a MOS capacitor can
be derived from [22]:
D
AC N C
kTC
in eV cm . 2T
Si ins dop
R
3
1 2( ) ( )e b=
D - -
In equation (2), εSi is the permittivity of silicon
∼10−12 F cm−1, A the area of the capacitor
(1.9×10−3 cm2), Cins the oxide capacitance (2 nF). Finally,
β is a semi-empirical peak width factor, estimated 2.5. CR is
Figure 7. DLTS amplitude versus ﬁlling pulse duration for an as-
deposited silicon epi and 5 period SL MOS capacitor at room
temperature. The sampling period tw=1.024 s.
Table 1. Average activation energy and hole capture cross section
derived from T-scan DLTS.
Sample ET (eV) σp (cm
2)
as-grown 5 SL 0.589 2.9×10−16
FGA 5SL 0.450 2.1×10−18
FGA 2 SL 0.485 5.9×10−18
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the quiescent capacitance at VR and ΔC is the capacitance
transient amplitude, which is proportional with the vertical
axis in ﬁgures 3–6. It is furthermore tacitly assumed that for
the mid-gap states electron emission towards the conduction
band can be neglected with respect to the hole emission. In
other words, ep should be much higher than en. In case
en∼ep, the calculated DOS will be smaller than the true
value by a factor ep/(en+ep), which will be the more likely
the closer ET is to mid gap. Measurements on n-type silicon
capacitors should clarify whether this is justiﬁed or not.
The outcome of this analysis is represented in ﬁgures 8
and 9, respectively based on the isothermal spectra or T-scan
spectra. From ﬁgure 8, one can derive that the DOS in the ﬁrst
instance scales with the number of SL periods, i.e., a roughly
2.5 times higher value is obtained (see also table 2), while
FGA reduces the maximum DOS by a factor 2 to 3. At the
Figure 8. Density of states derived from the frequency-scan data at room temperature for the as-deposited (a) and FG-annealed samples (b).
Figure 9. Density of states derived from the temperature scan data for the as-deposited (a) and FG-annealed samples (b).
Table 2. Maximum DOS and peak ET derived from ﬁgures 8 and 9.
Sample FGA DOSmax (f-scan) (eV
−1 cm−2) ET (f-scan) (eV) DOSmax (T-scan) (eV
−1 cm−2) ET (T-scan) (eV)
Si epi no 3.4×1010 0.485 n.a. n.a.
2 SL no 2.4×1012 0.58 not meas. not meas.
5 SL no 3.7×1012 0.57 4.9×1012 0.53
Si epi yes n.a. n.a. n.a. n.a.
2 SL yes 8.7×1011 0.49 8.9×1011 0.43
5 SL yes 1.3×1012 0.47 2.8×1012 0.40
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same time, the peak energy position shifts slightly to lower
values, in agreement with the Arrhenius data of table 1. The
T-scan data of ﬁgure 9 consistently show a slightly higher
DOS and a lower peak energy position (table 2). The latter
fact could point to some T-dependence of the hole capture
cross section, as the σp values in table 1 correspond with the
peak maximum temperatures in ﬁgure 6 and not with room
temperature. In fact, when comparing the as-deposited DOS
with the one after FGA in ﬁgures 8(a) and (b), it is tempting
to concluded that the spectra are composed of two peaks, with
one contribution at higher activation energy being completely
removed by the FGA and the less deep peak around
0.45–0.5 eV (ﬁgure 8(b)) surviving largely the annealing
treatment. This could point to two different defect centers
associated with the Si–O SLs. Finally, ﬁgure 10 represents
schematically a band diagram at ﬂat band for a MOS capa-
citor containing a SL layer. Also indicated is the estimated
position of the two deep-level bands with corresponding
DOS1 and DOS2, derived from DLTS.
The next question to answer is about the possible nature
of the Si-O related defects. It is well-known that oxygen
clustering occurs during heat treatments in the range of
450 °C typically employed here, giving rise to the so-called
double thermal oxygen donors in n-type silicon [26–29].
While we cannot exclude their formation, these centers are
not responsible for the observed Si–O SL peaks. As it can be
expected that similar types of bonding conﬁguration may
exist at the Si/SiO2 interface, it seems straightforward to
compare with the corresponding DLT-spectra on p-type Si
MOS capacitors. In fact, there exists a large similarity
between the spectra of ﬁgures 3–6 and what has been reported
in the literature for the Si/SiO2 interface, where frequently a
broad near mid-gap peak has been reported [20, 22]. This
holds in fact also for the Si/Al2O3 interface, where the for-
mation of a thin SiOx interfacial layer can hardly be avoided
[30]. The microscopic origin of this band of states remains
obscure, however. In the past, several possible atomic con-
ﬁgurations, based on possible Si–O bonds have been specu-
lated on in the literature [4, 13], whereby recent Density
Functional Theory calculations strongly support the presence
of Si–O–Si bridges connecting reconstructed Si{100} sur-
faces [25].
Besides the dominant mid-gap peak, other deep levels are
found as well: as shown in ﬁgure 6(a), clear evidence of the
presence of Pb centers at the interface has been found. They
give rise to the low-temperature shoulder of the main DLTS
peak and are also present in the reference silicon epi spectra
of ﬁgure 5, between 150 and 200 K. The corresponding
concentration is roughly a factor 4 lower, indicating that
additional Pb centers might be introduced by the Si–O ALs.
The presence of Pb centers has been conﬁrmed by Electron
Paramagnetic Resonance on similar samples [32]. Comparing
the FGA spectra with the ones for the as-deposited capacitors
demonstrates that the Pb centers become passivated by atomic
hydrogen, yielding a reduction of their DLTS signal.
The deep levels observed in the depletion region of the
silicon epi references should be distinguished from those in
the Si–O SL samples. Most DLTS studies in the past on
silicon epi layers are concerned with as-deposited n-type
silicon [32–34], while for p–Si, a band of states in the upper
half of the bandgap at EC-0.3 eV has been reported,
corresponding with the Si–Si interface [35]. Here, a negligible
density of traps is found for a pulse in depletion (e.g., the
+2 V to +1 V spectrum in ﬁgure 5(a)), indicating the good
quality of the pre-epi cleaning and the CVD processes. On the
other hand, the up going trace around 300 K and above in for
example ﬁgure 5 could be related to the inversion (or Zerbst)
response of the MOS capacitor by minority carrier generation
in the depletion region, which can also give rise to a kind of
DLTS peak at temperatures typically above 300 K [36, 37].
5. Conclusions
The deep levels introduced by Si–O ALs in p-type silicon
epitaxial layers have been studied by DLTS. It is shown that
at least two types of defects have been created: ﬁrst, a broad
distribution of donor-like hole traps, with a DOS which
roughly scales with the number of SL periods and an acti-
vation energy around mid-gap. Second, dangling bonds are
created at the Si/SiO2 interface, as evidenced by the
EV+0.3 eV donor states. FGA at 500 °C reduces these
defects signiﬁcantly, whereby the nominal activation energy
and hole capture cross section for the dominant band of states
become smaller. The presence of such a high density of
electrically active states is expected to negatively affect the
electrical properties (carrier lifetime; mobility;K) of devices
fabricated in these SL layers. While post-deposition FGA
improves the ‘electrical’ layer quality, further process
optimization is required to arrive at a similar high quality as
the silicon epi reference layers.
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